

# HAF1002(L), HAF1002(S)

# Silicon P Channel MOS FET Series Power Switching

REJ03G1133-0200

(Previous: ADE-208-586)

Rev.2.00 Sep 07, 2005

### **Description**


This FET has the over temperature shut-down capability sensing to the junction temperature.

This FET has the built-in over temperature shut-down circuit in the gate area. And this circuit operation to shut-down the gate voltage in case of high junction temperature like applying over power consumption, over current etc.

#### **Features**

- Logic level operation (–4 to –6 V Gate drive)
- High endurance capability against to the short circuit
- Built-in the over temperature shut-down circuit
- Latch type shut-down operation (Need 0 voltage recovery)

#### **Outline**



## **Absolute Maximum Ratings**

 $(Ta = 25^{\circ}C)$ 

Item	Symbol	Value	Unit	
Drain to source voltage	V <sub>DSS</sub>	-60	V	
Gate to source voltage	V <sub>GSS</sub>	-16	V	
	V <sub>GSS</sub>	3	V	
Drain current	I <sub>D</sub>	-15	Α	
Drain peak current	I <sub>D (pulse)</sub> Note 1	-30	A	
Body-drain diode reverse drain current	I <sub>DR</sub>	-15	A	
Channel dissipation	Pch Note 2	50	W	
Channel temperature	Tch	150	°C	
Storage temperature	Tstg	-55 to +150	°C	

Notes: 1. PW  $\leq$  10  $\mu$ s, duty cycle  $\leq$  1%

2. Value at  $Tc = 25^{\circ}C$ 

# **Typical Operation Characteristics**

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input voltage	V <sub>IH</sub>	-3.5	_	_	V	
	V <sub>IL</sub>	_	_	-1.2	V	
Input current	I <sub>IH1</sub>	_	_	-100	μΑ	$Vi = -8 V, V_{DS} = 0$
(Gate non shut down)	I <sub>IH2</sub>	_	_	-50	μΑ	$Vi = -3.5 \text{ V}, V_{DS} = 0$
	I <sub>IL</sub>	_	_	-1	μΑ	$Vi = -1.2 V, V_{DS} = 0$
Input current	I <sub>IH (sd) 1</sub>	_	-0.8	_	mA	$Vi = -8 V, V_{DS} = 0$
(Gate shut down)	I <sub>IH (sd) 2</sub>	_	-0.35	_	mA	$Vi = -3.5 \text{ V}, V_{DS} = 0$
Shut down temperature	Tsd	_	175	_	°C	Channel temperature
Gate operation voltage	V <sub>OP</sub>	-3.5	_	-13	V	

## **Electrical Characteristics**


 $(Ta = 25^{\circ}C)$ 


Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Drain current	I <sub>D1</sub>	-7	_	_	Α	$V_{GS} = -3.5 \text{ V}, V_{DS} = -2 \text{ V}$
	I <sub>D2</sub>	_	_	-10	mA	$V_{GS} = -1.2 \text{ V}, V_{DS} = -2 \text{ V}$
Drain to source breakdown voltage	V <sub>(BR) DSS</sub>	-60	_	_	V	$I_D = -10 \text{ mA}, V_{GS} = 0$
Gate to source breakdown voltage	V <sub>(BR) GSS</sub>	-16	_	_	V	$I_G = -100 \mu A, V_{DS} = 0$
	V <sub>(BR) GSS</sub>	3	—	_	V	$I_G = 100  \mu A,  V_{DS} = 0$
Gate to source leak current	I <sub>GSS1</sub>			-100	μΑ	$V_{GS} = -8 \text{ V}, V_{DS} = 0$
	I <sub>GSS2</sub>			-50	μΑ	$V_{GS} = -3.5 \text{ V}, V_{DS} = 0$
	I <sub>GSS3</sub>			-1	μΑ	$V_{GS} = -1.2 \text{ V}, V_{DS} = 0$
	I <sub>GSS4</sub>			100	μΑ	$V_{GS} = 2.4 \text{ V}, V_{DS} = 0$
Input current (shut down)	I <sub>GS (op) 1</sub>		-0.8	_	mA	$V_{GS} = -8 \text{ V}, V_{DS} = 0$
	I <sub>GS (op) 2</sub>		-0.35	_	mA	$V_{GS} = -3.5 \text{ V}, V_{DS} = 0$
Zero gate voltage drain current	I <sub>DSS</sub>			-250	μΑ	$V_{DS} = -50 \text{ V}, V_{GS} = 0$
Gate to source cutoff voltage	V <sub>GS (off)</sub>	-1.1		-2.25	>	$I_D = -1 \text{ mA}, V_{DS} = -10 \text{ V}$
Static drain to source on state resistance	R <sub>DS (on)</sub>		100	130	mΩ	$I_D = -7.5 \text{ A}, V_{GS} = -4 \text{ V}^{\text{Note 3}}$
	R <sub>DS (on)</sub>	_	70	90	mΩ	$I_D = -7.5 \text{ A}, V_{GS} = -10 \text{ V}^{\text{Note 3}}$
Forward transfer admittance	y <sub>fs</sub>	5	10	—	S	$I_D = -7.5 \text{ A}, V_{DS} = -10 \text{ V}^{\text{Note 3}}$
Output capacitance	Coss	_	610	_	pF	$V_{DS} = -10 \text{ V}, V_{GS} = 0$
						f = 1 MHz
Turn-on delay time	t <sub>d (on)</sub>	_	7.5	_	μs	$I_D = -7.5 \text{ A}$
Rise time	t <sub>r</sub>	_	36	_	μs	$V_{GS} = -5 \text{ V}$
Turn-off delay time	t <sub>d (off)</sub>	_	32	_	μs	$R_L = 4 \Omega$
Fall time	t <sub>f</sub>		29	_	μs	
Body-drain diode forward voltage	$V_{DF}$		-1.0	_	>	$I_F = -15 \text{ A}, V_{GS} = 0$
Body-drain diode reverse recovery time	t <sub>rr</sub>		200	_	ns	$I_F = -15 \text{ A}, V_{GS} = 0$
						di <sub>F</sub> /dt = 50 A/μs
Over load shut down operation time Note4	t <sub>os1</sub>		3.7	_	ms	$V_{GS} = -5 \text{ V}, V_{DD} = -12 \text{ V}$
	t <sub>os2</sub>	_	1	_	ms	$V_{GS} = -5 \text{ V}, V_{DD} = -24 \text{ V}$


Notes: 3. Pulse test

4. Include the time shift based on increasing of channel temperature when operate under over load condition.


#### **Main Characteristics**








## **Package Dimensions**





# **Ordering Information**

Part Name	Quantity	Shipping Container	
HAF1002-90L	Max: 50 pcs/sack	Sack	
HAF1002-90S	Max: 50 pcs/sack	Sack	
HAF1002-90STL	1000 pcs/Reel	Embossed tape	
HAF1002-90STR	1000 pcs/Reel	Embossed tape	

Note: For some grades, production may be terminated. Please contact the Renesas sales office to check the state of production before ordering the product.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

A. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

use.

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**Renesas Technology America, Inc.** 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510